Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints.патент